Company
semiconductor
StaffVerificationDesignEngineer
Neural analysis suggests this role is
optimal for Senior candidates.
“Staff Verification Design Engineer. Skills: block and chip-level verification, register-transfer level (RTL), gate-level, analog/mixed-signal (AMS), digital/mixed-signal simulations, formal verification, System Verilog, UVM implementation, Python, Perl. Perform block and chip-level verification in register-transfer level (RTL), gate-level and analog/mixed-signal (AMS). Run digital/mixed-signal simulations as well as formal verification”
What You'll Achieve.
ensure tape-out quality
Industry & Context.
Solid analytical, synthesis and problem solving skills
What They're Looking For.
Must Have
3+ years experience in semiconductor industry, M. S. in EE/CS/CE or higher, Hands-on experience with System Verilog as High-level Verification Language and UVM implementation, Debugging digital simulation in both RTL and gate-level netlist, isolating issues in both module and system level, Scripting experience in Python or Perl, Clear understanding of ASIC design flow, Solid analytical, synthesis and problem solving skills, Independent, self-motivated, rigorous, team player and able to follow through, Excellent verbal and written communication skills
Nice to Have
Experience of setting up UVM verification environment from scratch, Familiarity with VHDL or System Verilog RNM, Automation of verification flow with Python/Perl in industrial setting, Analog behavioral model development/verification experience
What You'll Do.
Perform block and chip-level verification in register-transfer level (RTL)
gate-level and analog/mixed-signal (AMS)
Run digital/mixed-signal simulations as well as formal verification
Work closely with the design team to create verification strategy and detailed verification plan
run regressions and monitor coverage to ensure tape-out quality
Participate in design or project reviews and support these with verification perspective and schedule/priority assessment
Support post-silicon bring-up and debug
for bench validation as well as automated test equipment (ATE) testing
Improve verification scalability and portability from project to project by environment enhancement and tools automation
How You'll Work.
Team & Collaboration
Work closely with the design team; Participate in design or project reviews; support these with verification perspective and schedule/priority assessment; team player
Communication Scope
Excellent verbal and written communication skills
Process & Methodology
schedule/priority assessment
Full Job Description
**Responsibilities:** * Perform block and chip-level verification in register-transfer level (RTL), gate-level and analog/mixed-signal (AMS). * Run digital/mixed-signal simulations as well as formal verification. * Work closely with the design team to create verification strategy and detailed verification plan. * Develop tests, run regressions and monitor coverage to ensure tape-out quality. * Participate in design or project reviews and support these with verification perspective and schedule/priority assessment. * Support post-silicon bring-up and debug, for bench validation as well as automated test equipment (ATE) testing. * Improve verification scalability and portability from project to project by environment enhancement and tools automation. **Minimum Qualifications:** * 3+ years experience in semiconductor industry * M.S. in EE/CS/CE or higher * Hands-on experience with System Verilog as High-level Verification Language and UVM implementation. * Debugging digital simulation in both RTL and gate-level netlist, isolating issues in both module and system level. * Scripting experience in Python or Perl. * Clear understanding of ASIC design flow * Solid analytical, synthesis and problem solving skills * Independent, self-motivated, rigorous, team player and able to follow through * Excellent verbal and written communication skills **Desired Qualifications** * Experience of setting up UVM verification environment from scratch * Familiarity with VHDL or System Verilog RNM * Automation of verification flow with Python/Perl in industrial setting * Analog behavioral model development/verification experience
Applying for this Staff Verification Design Engineer role?
Most applicants get filtered before a human reads their resume. See if yours makes the cut.
How to Apply on Workday
- Workday has a multi-step form — save your progress after every section.
- "Apply With LinkedIn" can fail or lose data; manual entry is more reliable.
- Watch for the "Submit for Review" final step — hitting "Save" alone does not submit.
- Job requisition numbers are useful when following up with HR by email.
ANONYMOUS · UNFILTERED
What do employees actually say about this company?
Real rants from real employees. Read before you apply.