Annapurna Labs

Technology

Sr.DFTDesignEngineer,AWSMachineLearningAcceleration

$159–215k Austin, Texas, United States FULL TIME
Market Sentiment
HIGH DEMAND

Neural analysis suggests this role is
optimal for Senior candidates.

The Brief

“Sr. DFT Design Engineer, AWS Machine Learning Acceleration at Annapurna Labs. Skills: Design for Test, ASIC design, DFT architectures. Define and develop state-of-the-art Design for Test (DFT). Work closely with block designers and physical design”

Industry & Context.

Technology
Problems you'll solve

Making trade-offs

What They're Looking For.

Must Have

Bachelor's degree in computer science, electrical engineering, or related field, 5+ years of practical semiconductor ASIC design work, Knowledge about industry standard tools and practices in DFT, Experience with automation script development

Nice to Have

Master's degree or Ph. D. degree in Electrical Engineering or related field, Experience in RTL coding and debug, Experience with modern ASIC/FPGA design and verification tools, Experience with SOC bring-up and post-silicon validation, MS degree in computer science, electrical engineering, or related field, Experience with gate-level testing and multi-clock design practices, Good breadth of knowledge in chip design, Good knowledge of design verification (DV) simulation methodologies, Programming and scripting skills in Perl, Python or Tcl, Experience with industry standard DFT/SCAN/ATPG tools, Experience with STA constraints development and analysis, Practical experience with silicon debug

What You'll Do.

Define and develop state-of-the-art Design for Test (DFT)

Work closely with block designers and physical design

Implement highly efficient DFT solutions

Act as the primary point of contact for

Align schedules and goals

Mentor and develop junior engineers

Manage project timelines and deliverables

Ensuring high-quality DFT implementation

How You'll Work.

Team & Collaboration

Cross-functional stakeholders; Block designers; Physical design team; Product Engineering

Process & Methodology

Manage project timelines

Full Job Description

Custom SoCs (System on Chip) are at the heart of AWS Machine Learning servers. As a member of the Cloud-Scale Machine Learning Acceleration team, you'll be responsible for designing and optimizing hardware in our data centers, including AWS Inferentia and Trainium systems—our custom-designed machine learning inference and training servers.  Our success depends on world-class server infrastructure as we handle massive scale and rapidly integrate emerging technologies. We're looking for a Sr. DFT Design Engineer to help us trailblaze new technologies and architectures while ensuring high design quality and making the right trade-offs. Key job responsibilities • Define and develop state-of-the-art Design for Test (DFT) architectures for advanced technology nodes • Work closely with block designers and physical design (PD) team to implement highly efficient DFT solutions • Act as the primary point of contact for cross-functional stakeholders (PD, Architecture, and Product Engineering) to align schedules and goals • Mentor and develop junior engineers through code reviews, methodology training, and technical guidance • Manage project timelines and deliverables, ensuring high-quality DFT implementation from RTL through Silicon bring-up Basic Qualifications: - Bachelor's degree in computer science, electrical engineering, or related field - 5+ years of practical semiconductor ASIC design work including owning end to end design of major SOC blocks experience - Knowledge about industry standard tools and practices in DFT, including ATPG, JTAG, MBIST and trade-offs between test quality and test time - Experience with automation script development Preferred Qualifications: - Master's degree or Ph.D. degree in Electrical Engineering or related field - Experience in RTL coding and debug, as well as performance, power, area analysis and trade-offs - Experience with modern ASIC/FPGA design and verification tools - Experience with SOC bring-up and post-silicon validation - MS degre

Free ATS check

Applying for this Sr. DFT Design Engineer, AWS Machine Learning Acceleration role?

Most applicants get filtered before a human reads their resume. See if yours makes the cut.

ANONYMOUS · UNFILTERED

What do employees actually say about Annapurna Labs?

Real rants from real employees. Read before you apply.

Read Company Rants →