Blue Origin
spaceflight
SLDFPGAVerificationEngineerIIILunarPermanence
“SLD FPGA Verification Engineer III - Lunar Permanence at Blue Origin. Skills: FPGA verification, UVM, System Verilog, RTL simulation. Perform requirements-based verification of FPGAs using Universal Verification Methodology (UVM). Create comprehensive verification and validation plan that encompasses functional and system level verification and validation”
What You'll Achieve.
achieve required coverage goals; achieving coverage metrics
Industry & Context.
problem solvers; debugging skills to narrow down and isolate issue between RTL design and testbench or test case
U. S. citizen or national, U. S. permanent resident (i. e. current Green Card holder), or lawfully admitted into the U. S. as a refugee or granted asylum, Blue’s Standard Background Check, Defense Biometric Identification System (DBIDS) background check if at any time the role requires one to be on a military installation, Drivers who operate Commercial Motor Vehicles with a Gross Vehicle Weight (GVW), Gross Vehicle Weight Rating (GVWR) or combination of power unit and trailer that meets or exceeds 10, 001 lbs. and/or transports placardable amounts of hazardous materials by ground in any vehicle on a public road while in commerce, may be subject to additional Federal Motor Carrier Safety Regulations including: Driver Qualification Files, Medical Certification (obtained before onboarding), Road Test, Hours of Service, Drug and Alcohol Testing (CDL drivers only), vehicle inspection requirements, CDL requirements (if applicable) and hazardous materials transportation/shipping training, Ability to obtain and maintain Merchant Mariner Credential, which includes pre-employment and random drug testing as well as DOT physical
What They're Looking For.
Must Have
BS/MS in Electrical Engineering, Computer Engineering or a closely related field of study, 5+ years experience verifying FPGAs or ASICSs, In-depth experience using RTL simulation tools such as Siemens QuestaSim, ModelSim, or equivalent, In-depth knowledge of System Verilog and the Universal Verification Methodology (UVM), Expertise in developing testbench environment and verification components (Monitor, Scoreboard, Driver, Agent etc. ) from scratch, Understands different types of coverage, usage of cover classes, cover points, etc., Experience with predictive testbench components, functional coverage and assertions, Experience with constrained random verification, Experience with the Register Abstraction Layer, Develop detailed test plans and write tests, run regressions, collect coverage matrices and report progress to the program, Reviewing verification and validation results against the coverage goals, Writing, analyzing and achieving coverage metrics, Experience of debugging skills to narrow down and isolate issue between RTL design and testbench or test case is required
Nice to Have
Experience with DO-254 is a plus, AXI protocols, PCIe, Ethernet, SPI, I2C interfaces, Debugging FPGA/ASIC hardware and assisting with HW/SW integration, Managing regression and continuous integration infrastructure within GITLab, Knowledge of scripting languages such as Python, Perl, or TCL/Shell for automation, Working knowledge of NPR 7150. 2, DO-254, or other safety-critical software standard
What You'll Do.
Perform requirements-based verification of FPGAs using Universal Verification Methodology (UVM)
Create comprehensive verification and validation plan that encompasses functional and system level verification and validation
Develop IP/subsystem/system level testbench and tests to achieve required coverage goals
Write directed and random test cases
Generate reports in support of certification of the design to a high DAL
Develop detailed test plans and write tests
collect coverage matrices and report progress to the program
Reviewing verification and validation results against the coverage goals
analyzing and achieving coverage metrics
Debugging skills to narrow down and isolate issue between RTL design and testbench or test case
How You'll Work.
Team & Collaboration
tight knit and very collaborative team; care about the success of each other and our peers; willing to help each other learn and grow; collaborative
Applying for this SLD FPGA Verification Engineer III - Lunar Permanence role?
Most applicants get filtered before a human reads their resume. See if yours makes the cut.
How to Apply on Workday
- Workday has a multi-step form — save your progress after every section.
- "Apply With LinkedIn" can fail or lose data; manual entry is more reliable.
- Watch for the "Submit for Review" final step — hitting "Save" alone does not submit.
- Job requisition numbers are useful when following up with HR by email.
ANONYMOUS · UNFILTERED
What do employees actually say about Blue Origin?
Real rants from real employees. Read before you apply.