NVIDIA
AI hardware
SeniorSoftwareR&DEngineer,VLSIPhysicalDesign
Neural analysis suggests this role is
optimal for Senior candidates.
“Senior Software R&D Engineer, VLSI Physical Design at NVIDIA. Skills: VLSI Physical Design Algorithms, C++, optimization engines, timing closure. Invent new optimization engines that fuse traditionally independent engines (e. g. , co-optimization of legalization and sizing) with the objective of increasing chip frequency while minimizing power consumption across a suite of internal optimization tools.. Improve algorithms (in C++) for gate-level sizing, buffering, useful clock skew, cell legaliza”
What You'll Achieve.
increasing chip frequency; minimizing power consumption; high capacity timing closure; improving PPA
Industry & Context.
optimization
What They're Looking For.
Must Have
6+ years in VLSI algorithms development using C++, understanding of VLSI timing optimization and related concepts, including cell libraries, interconnect models, crosstalk, glitches, IR drop, timing constraints, corners, congestion, etc., communication and interpersonal skills
Nice to Have
C++14 or newer experience, such as lambdas and concurrency, Detailed understanding of how multiple Physical Design steps interact and how they can potentially be fused together to form hybrid engines that result in better PPA, Experience in high performance software design including multithreading, distributed computing, efficient memory and I/O use, etc., Highly driven to craft outstanding software towards improving PPA with a dedication to continuous improvement, Experience with reinforcement learning, GNNs (Graph Neural Networks), and other relevant machine learning frameworks, especially as applied to physical design
What You'll Do.
Invent new optimization engines that fuse traditionally independent engines (e. g.
co-optimization of legalization and sizing) with the objective of increasing chip frequency while minimizing power consumption across a suite of internal optimization tools.
Improve algorithms (in C++) for gate-level sizing
and incremental parasitic extraction.
Own the whole process from discovery and invention of new optimization opportunities
to developing solutions and working directly inside design teams to facilitate deployment.
How You'll Work.
Team & Collaboration
working directly inside design teams to facilitate deployment
Communication Scope
communication and interpersonal skills
Full Job Description
NVIDIA's success builds on a foundation of industry leading hardware. We achieve distinction through extensive design optimization, including combining the best of external EDA with highly optimized, internal EDA tools. Our team develops these tools by fusing advances in parallel computing, machine learning, and specialized algorithms for VLSI design. We are seeking a Senior R&D Software Engineer with proven experience in multiple areas of VLSI Physical Design Algorithms (sizing, buffering, CTS, legalization, incremental place and route etc.). Understanding both software and hardware aspects is the key. Creativity and self-drive to explore and perfect fast, high-capacity software is required. If you like to work across many technical areas and see your successes directly realized in the world's best AI hardware, it does not get any better than this! Developing software within a leading hardware company means getting to almost exclusively focus on the latest processes and most advanced designs. We're not bogged down by legacy support, niche roles, or convoluted approval processes. Our developers enjoy unusually high intellectual freedom and the ability to explore broad roles. **What you’ll be doing:** * Invent new optimization engines that fuse traditionally independent engines (e.g., co-optimization of legalization and sizing) with the objective of increasing chip frequency while minimizing power consumption across a suite of internal optimization tools. These tools already outperform the industry's alternatives in high capacity timing closure and will advance even further with your contributions. * Improve algorithms (in C++) for gate-level sizing, buffering, useful clock skew, cell legalization, power minimization, ECO routing, and incremental parasitic extraction. * As with any software engineering team, we do write a lot of code, but this is broader than a typical CAD or EDA role. Instead, we as a team own the whole process from discovery and invention of new op
Applying for this Senior Software R&D Engineer, VLSI Physical Design role?
Most applicants get filtered before a human reads their resume. See if yours makes the cut.
How to Apply on Workday
- Workday has a multi-step form — save your progress after every section.
- "Apply With LinkedIn" can fail or lose data; manual entry is more reliable.
- Watch for the "Submit for Review" final step — hitting "Save" alone does not submit.
- Job requisition numbers are useful when following up with HR by email.
ANONYMOUS · UNFILTERED
What do employees actually say about NVIDIA?
Real rants from real employees. Read before you apply.