Company
AI
SeniorPhysicalDesignEngineer
Neural analysis suggests this role is
optimal for Senior candidates.
“Senior Physical Design Engineer. Skills: VLSI physical design, RTL2GDS, SOC implementation, STA, timing closure, Physical verification. Responsible on STA / design constraint for advanced technology nodes. Debugging timing violations and rolling in functional, Timing ECO’s and netlist formal verification”
Industry & Context.
analytical and debugging skills
What They're Looking For.
Must Have
Minimum 5+ years of experience in VLSI physical design implementation on 16nm, 7nm, 5nm or 3nm technology, Able to assist in design flow development and debugging, Analytical and debugging skills
Nice to Have
Proficiency using Python, Perl, Tcl, Make scripting is desired
What You'll Do.
Responsible on STA / design constraint for advanced technology nodes
Debugging timing violations and rolling in functional
Timing ECO’s and netlist formal verification
Responsible to Floor Planning and Place and route (P&R) of High-performance chip partitions
Work on power grid planning
Clock tree Synthesis (CTS) and timing closure
Multi mode and multi corner timing closure
Physical verification including ERC
Assist in design flow development and debugging
Full Job Description
We are looking for a senior engineer to be part of the mixed-signal design team building next generation NVLINK. This position offers the opportunity to have real impact in a dynamic, technology-focused company impacting product lines ranging from consumer graphics to self-driving cars and the growing field of artificial intelligence. We are actively looking for Physical design Engineers with RTL2GDS experience to implement complex high performance and low power SOC’s. **What you 'll be doing:** * Responsible on STA / design constraint for advanced technology nodes. * Debugging timing violations and rolling in functional, Timing ECO’s and netlist formal verification. * Responsible to Floor Planning and Place and route (P&R) of High-performance chip partitions. * Work on power grid planning, Clock tree Synthesis (CTS) and timing closure. * Multi mode and multi corner timing closure, RC extraction, Cross talk, IR drop and EM analysis. * Physical verification including ERC, DRC, LVS etc. **What we need to see:** * BSEE / MSEE or equivalent experience. * Minimum 5+ years of experience in VLSI physical design implementation on 16nm, 7nm, 5nm or 3nm technology. * Able to assist in design flow development and debugging. * Already a validated strong power user of P&R, Timing analysis, Physical Verification and IR Drop Analysis CAD tools from Synopsys (ICC2/DC/PT/STAR/ICV), Cadence (Genus/Innovus/Tempus) and other major EDA companies. * To be successful you should possess strong analytical and debugging skills. * Proficiency using Python, Perl, Tcl, Make scripting is desired.
Applying for this Senior Physical Design Engineer role?
Most applicants get filtered before a human reads their resume. See if yours makes the cut.
How to Apply on Workday
- Workday has a multi-step form — save your progress after every section.
- "Apply With LinkedIn" can fail or lose data; manual entry is more reliable.
- Watch for the "Submit for Review" final step — hitting "Save" alone does not submit.
- Job requisition numbers are useful when following up with HR by email.
ANONYMOUS · UNFILTERED
What do employees actually say about this company?
Real rants from real employees. Read before you apply.