SeniorLogicDesignEngineer

We are now looking for a Senior Logic Design Engineer! As part of the DGX FPGA Logic Team, you will take charge of a section of FPGA/CPLD development, focusing on micro-architectural definition, RTL coding, logic debug, synthesis, and timing closure. Supporting verification, implementation, system bring-up, and system-level validation/debug are also part of your duties. This position allows you to contribute meaningfully to a vibrant, technology-focused company that drives Data Center products around artificial intelligence growth. Our outstanding team spans the globe, aiming to extend the boundaries of what is achievable today and invent the platform for future computing. **What you 'll be doing:** As a member of our DGX FPGA design team, you will own and be responsible for architecting, designing, and supporting various FPGA/CPLDs. Tasks include: * Collaborating with the system architecture team to develop FPGA/CPLD design requirements and implement design to meet all specifications and targets. * Writing readable high-quality RTL, synthesis, timing closure, design documentation, schematic review, bring-up, and supporting system-level validation/debug in the lab. * Collaborating with our design verification and formal verification team to confirm the accuracy of your design. * Working together with the validation team to carry out in-system tests and measurements in the lab. * Assisting with overall FPGA design activities. * System bring-up locally as well as at other global sites, with up to 20% travel expected. **What we need to see:** * Bachelor's Degree in Electrical Engineering, Computer Engineering, or Computer Science or equivalent experience. * 5+ years of experience in FPGA/CPLD and/or ASIC semiconductor designs. * Verilog/System Verilog expertise required, with a deep understanding of ASIC/FPGA/CPLD development flow including RTL development, verification, logic synthesis, prototyping, DFT, timing analysis, and lab bring-up/debug. * Strong communication