Nxp
SeniorDFTdesigner
Neural analysis suggests this role is
optimal for Senior candidates.
“Senior DFT designer at Nxp. Skills: DFT architectures, ATPG tools, Scan insertion, memory BIST. Lead DFT design flow. Develop scan insertion”
What You'll Achieve.
ensure robust testability; high-quality silicon; meet challenging performance, power, area and quality targets; Optimize test coverage, pattern count and test time; ensure product quality
Industry & Context.
resolving issues
What They're Looking For.
Must Have
expertise in DFT methodologies: Scan, MBIST, LBIST, JTAG, Hands-on experience with industry standard ATPG tools, Proficiency in UPF/CPF-based low-power DFT, Knowledge of fault models (stuck-at, transition, path delay), Familiarity with physical design constraints for DFT, Experience in silicon debug and ATE bring-up, Knowledge of Verilog, SystemVerilog, VHDL, commitment to schedule and work quality, good team player, Good English capabilities
What You'll Do.
Develop scan insertion
Implement memory BIST
Optimize test coverage
Perform DFT verification
Participate in validation
Mentor junior engineers
Generate design documentation
How You'll Work.
Team & Collaboration
Collaborate closely with digital, analog, mixed-signal, product, test and software teams; Collaborate with RTL and physical design teams
Communication Scope
Good English capabilities
Full Job Description
**Job Summary** We are seeking an experienced Senior DFT Designer to contribute to the development of cutting-edge mixed-signal and digital integrated circuits. This role involves responsibility for designing, implementing, and verifying DFT architectures for complex SoCs working closely with RTL, physical design, verification, product and test teams to ensure robust testability and high-quality silicon. **Job Responsibilities** * Lead and execute the full DFT design flow, including specification definition, architectural design, RTL coding (Verilog/SystemVerilog), synthesis, static timing analysis (STA), verification. * Develop and integrate scan insertion, test compression, and ATPG patterns. * Implement memory BIST strategies. * Collaborate closely with digital, analog, mixed-signal, product, test and software teams. * Collaborate with RTL and physical design teams for DFT insertion and timing closure. * Develop and implement innovative DFT architectures and design methodologies to meet challenging performance, power, area and quality targets. * Optimize test coverage, pattern count and test time. * Perform comprehensive DFT verification at RTL and gate level. * Work with ATE teams for test program development and silicon bring-up. * Participate in post-silicon validation and debug activities, identifying and resolving issues to ensure product quality. * Mentor junior engineers, provide technical guidance, and contribute to continuous improvement of DFT design processes and methodologies. * Generate detailed design documentation, including specifications, test plans, and design reviews. * Stay abreast of industry trends, emerging technologies, and best practices in digital IC design. **Requirements** * Bachelor or master degree in microelectronics, electronic engineering or related * Strong expertise in DFT methodologies: Scan, MBIST, LBIST, JTAG. * Hands-on experience with industry standard ATPG tools. * Proficiency in UPF/CPF-based low-power DFT. * Knowledge of
Applying for this Senior DFT designer role?
Most applicants get filtered before a human reads their resume. See if yours makes the cut.
How to Apply on Workday
- Workday has a multi-step form — save your progress after every section.
- "Apply With LinkedIn" can fail or lose data; manual entry is more reliable.
- Watch for the "Submit for Review" final step — hitting "Save" alone does not submit.
- Job requisition numbers are useful when following up with HR by email.
ANONYMOUS · UNFILTERED
What do employees actually say about Nxp?
Real rants from real employees. Read before you apply.