NVIDIA
semiconductor
SeniorCacheCoherencyArchitect
Neural analysis suggests this role is
optimal for Senior candidates.
“Senior Cache Coherency Architect at NVIDIA. Skills: Cache Coherency Architecture, Interconnect Architecture, Protocol Definition. architecture of cache-coherent interconnect and cache subsystems. architecture definition, modeling, and implementation”
What You'll Achieve.
scalable, low-latency, high-bandwidth coherent interconnect systems; integrate effectively into SoC designs; ensure cache-coherency compliance; aligns with project power, performance, and area (PPA) requirements; ensure implementations align with architectural specifications
Industry & Context.
What They're Looking For.
Must Have
Master’s degree in electrical engineering, Computer Engineering, Computer Science, or equivalent experience, 5+ years of experience in processor design or other high-performance semiconductor designs, Deep understanding of cache coherency, with hands-on experience in industry-standard protocols (e. g. , AXI, ACE, CHI), Experience authoring specifications and designing cache-coherent interconnects, understanding of system and memory subsystem architecture, with a focus on cache-coherent interconnect, Experience developing coherent IP models (e. g. , VIPs, BFMs) for simulation and emulation, Proficiency in C, C++, Python, and Verilog
What You'll Do.
architecture of cache-coherent interconnect and cache subsystems
architecture definition
Define consistent interconnect architecture
cache-coherency protocols
and high-performance on-chip interconnect interfaces
Contribute to interconnect IP block specifications
and integration into the NoC fabric to ensure cache-coherency compliance
Develop and maintain functional and performance models for the NoC fabric and IP units to assist with analysis and validation
Support silicon bring-up and post-silicon debug as needed
How You'll Work.
Team & Collaboration
Collaborate with CPU, GPU, memory subsystem, and SoC architects to define coherency solutions that integrate effectively into SoC designs; close partnership with multiple IP creation and verification teams throughout the project lifecycle; Collaborate with architects to guarantee the interconnect architecture aligns with project power, performance, and area (PPA) requirements; Collaborate with cross-functional design and verification teams (simulation, emulation, and formal) to ensure implementations align with architectural specifications
Full Job Description
We are seeking an experienced Senior Cache Coherency Architect to join our ambitious team at NVIDIA. This opportunity allows you to be part of a world-class organization that develops scalable, low-latency, high-bandwidth coherent interconnect systems. These systems power groundbreaking NVIDIA products such as Grace-CPU-Superchip, Grace-Hopper-Superchip, and Vera-Rubin. In this role, you will contribute to the architecture of cache-coherent interconnect and cache subsystems, including architecture definition, modeling, and implementation. You will collaborate with CPU, GPU, memory subsystem, and SoC architects to define coherency solutions that integrate effectively into SoC designs. The role requires close partnership with multiple IP creation and verification teams throughout the project lifecycle. This position provides the chance to create a meaningful impact across product lines ranging from consumer graphics to automotive and AI platforms. **What you’ll be doing:** * Define consistent interconnect architecture, cache-coherency protocols, and high-performance on-chip interconnect interfaces. * Contribute to interconnect IP block specifications, build, verification, and integration into the NoC fabric to ensure cache-coherency compliance. * Collaborate with architects to guarantee the interconnect architecture aligns with project power, performance, and area (PPA) requirements. * Develop and maintain functional and performance models for the NoC fabric and IP units to assist with analysis and validation. * Collaborate with cross-functional design and verification teams (simulation, emulation, and formal) to ensure implementations align with architectural specifications. * Support silicon bring-up and post-silicon debug as needed. **What we need to see:** * Master’s degree in electrical engineering, Computer Engineering, Computer Science, or equivalent experience. * 5+ years of experience in processor design or other high-performance semiconductor designs. * Deep
Applying for this Senior Cache Coherency Architect role?
Most applicants get filtered before a human reads their resume. See if yours makes the cut.
How to Apply on Workday
- Workday has a multi-step form — save your progress after every section.
- "Apply With LinkedIn" can fail or lose data; manual entry is more reliable.
- Watch for the "Submit for Review" final step — hitting "Save" alone does not submit.
- Job requisition numbers are useful when following up with HR by email.
ANONYMOUS · UNFILTERED
What do employees actually say about NVIDIA?
Real rants from real employees. Read before you apply.