LeadDigitalVerificationEngineer

## **At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.** _This role is for an existing vacancy._ **Job Title: Lead Verification Engineer** **Location: Montreal, Ottawa, Toronto** **Overview** This is an opportunity to join a dynamic and growing team of experienced engineers developing high-performance physical IP for industry-standard protocols. The successful candidate will be a highly motivated self-starter who is able to work independently to complete assigned tasks within required project timelines with high quality. The candidate will primarily be responsible for the verification of digital RTL and development of re-usable verification components and environments. It is also expected that the candidate will contribute to all aspects of digital verification including flow development, test plan development and execution, functional coverage closure, and code coverage closure. The ideal candidate will have a fundamental understanding of the end-to-end verification flow in order to accurately and efficiently communicate with all members of the technical staff regarding overall project development progress and status. The most successful candidates will be able to demonstrate excellent command of fundamental logic principles as well as excellent problem solving and communication skills. The candidate should be able to work as part of a small and focused team of engineers and be able to collaborate successfully as needed with design teams, verification teams, project management, and digital and analog design teams in multiple worldwide geographies. The Candidate should be willing to work full time in the Montreal, Quebec, Canada office and be willing to travel as required by job function (expectation is 5% travel or less). Design IP is growing organization within Cadence and our complete IP portfolio can be found here . **_Minimum Experience:_** * Bachelor of Science in Electrical(EE)/Computer Engineering (