Cadence
semiconductor
GroupDirector,DesignEngineering-FrontEnd
Neural analysis suggests this role is
optimal for Director candidates.
“Group Director, Design Engineering - Front End at Cadence. Skills: Front End Design, RTL Development, Technical Leadership. Guide and mentor RTL design engineers. Define microarchitectural features”
What You'll Achieve.
ensuring they meet PPA goals; ensure successful delivery
Industry & Context.
What They're Looking For.
Must Have
10+ years of Front End design and/or verification, BS/MS Engineering or Computer Sciences, Proven experience in leading and managing complex engineering projects, Rich experience in IP creation and/or SoC and IP (CPU, Memory, Interface) integration, Expert in RTL design (Verilog), simulators debuggers, Hands on Experience in Synthesis, SDC creation and support PD and STA teams, Experience in driving results in multi-disciplinary organization
Nice to Have
Cadence front end toolset
What You'll Do.
Guide and mentor RTL design engineers
Define microarchitectural features
Develop microarchitectural features
Oversee pre-silicon verification
How You'll Work.
Team & Collaboration
fostering a collaborative environment; Work closely with cross-functional teams
Communication Scope
good communication skills
Process & Methodology
leading and managing complex engineering projects
Full Job Description
## **At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.** Cadence Solutions (North America) team is looking for an experienced candidate to lead Front End Design projects. This is a challenging and rewarding opportunity is for a highly motivated engineer with a passion for innovation and a proven track record of success in the semiconductor industry. This is a leadership role where you will be responsible for: Technical Leadership: Guide and mentor a team of RTL design engineers, fostering a collaborative and innovative environment. Design & Microarchitecture: Define and develop microarchitectural features for IPs and subsystems, ensuring they meet PPA goals. RTL Development: Write, debug, and optimize RTL code in Verilog, SystemVerilog, or VHDL to create complex digital logic. Verification & Signoff: Oversee pre-silicon verification activities, including Lint, Clock Domain Crossing (CDC), Formal Verification (FV), and other quality checks. Collaboration: Work closely with cross-functional teams, including Design Verification (DV), Physical Design (PD), Architecture, and firmware engineers, to ensure successful delivery. **Qualifications:** *10+ years of Front End design and/or verification with a BS/MS Engineering or Computer Sciences *Proven experience in leading and managing complex engineering projects *Rich experience in IP creation and/or SoC and IP (CPU, Memory, Interface) integration *Expert in RTL design (Verilog), simulators debuggers *Hands on Experience in Synthesis, SDC creation and support PD and STA teams. *Experience in driving results in multi-disciplinary organization **Desirable:** A Self-motivated person with good communication and design management skills Experience with Cadence front end toolset ## **We’re doing work that matters. Help us solve what others can’t.**
Applying for this Group Director, Design Engineering - Front End role?
Most applicants get filtered before a human reads their resume. See if yours makes the cut.
How to Apply on Workday
- Workday has a multi-step form — save your progress after every section.
- "Apply With LinkedIn" can fail or lose data; manual entry is more reliable.
- Watch for the "Submit for Review" final step — hitting "Save" alone does not submit.
- Job requisition numbers are useful when following up with HR by email.
ANONYMOUS · UNFILTERED
What do employees actually say about Cadence?
Real rants from real employees. Read before you apply.