Etched
Software
EmulationEngineer
Neural analysis suggests this role is
optimal for Mid+ candidates.
“Emulation Engineer at Etched. Skills: Emulation platforms, SystemVerilog, C/C++, Python. Oversee SoC bring-up. Diagnose failing tests”
Industry & Context.
Diagnose and resolve; Debugging; Troubleshooting
What They're Looking For.
Must Have
Hands-on emulation platforms experience, C/C++ system development skills, Linux system development skills, SystemVerilog proficiency, Verilog proficiency, DPI-based interfaces proficiency, git-based development workflows experience, Scripting for automation experience, Scripting for flow development experience
Nice to Have
UVM verification environments experience, Design verification background, DFT background, Testbench modeling background, Waveform debug tools familiarity, SLURM experience, CI/CD tooling familiarity
What You'll Do.
Diagnose failing tests
Resolve failing tests
Develop automated build flows
Maintain automated build flows
Develop regression flows
Maintain regression flows
Provide emulation environments support
Develop infrastructure to capture signals
Surface actionable insights
Implement hybrid emulation environments
Create chip-to-chip network models
Maintain CI pipelines
Build git-based workflows
Maintain git-based workflows
How You'll Work.
Team & Collaboration
Design teams; DV teams; Silicon Validation teams; Performance teams; Software teams; Emulation vendors
Process & Methodology
CI pipelines, Git workflows
Full Job Description
About Etched Etched is building AI chips that are hard-coded for individual model architectures. Our first product (Sohu) only supports transformers, but has an order of magnitude more throughput and lower latency than a B200. With Etched ASICs, you can build products that would be impossible with GPUs, like real-time video generation models and extremely deep & parallel chain-of-thought reasoning agents. Key responsibilities - Oversee SoC bring-up on emulation platforms; diagnose and resolve failing SoC/processor tests. - Develop and maintain automated build and regression flows to accelerate pre-silicon validation and software development. - Provide support across emulation environments using advanced techniques including C/C++ DPI transactors, coverage analysis, and in-circuit emulation for high-speed protocols. - Collaborate closely with Design, DV, Silicon Validation, Performance, and Software teams, and partner with leading emulation vendors to enhance platform capabilities and resolve complex issues. - Develop high-performance infrastructure to capture debugging signals and surface actionable insights for users. - Implement hybrid emulation environments using custom DPI-based streaming transactors. - Create highly configurable chip-to-chip network models using emulation-efficient primitives. - Build and maintain CI pipelines and git-based workflows for emulation build reproducibility and regression tracking. You may be a good fit if you have - Hands-on experience with emulation platforms such as Palladium, Protium, Veloce, ZeBu, or HAPS, covering design bring-up, build flows, debugging, and performance tuning. - Strong C/C++ and Linux system development skills. Proficiency with SystemVerilog and Verilog, including DPI-based interfaces. - Experience with git-based development workflows and scripting (Python) for automation and flow development. Strong candidates may also have experience with - Experience with UVM verification environments. - Background in desi
Applying for this Emulation Engineer role?
Most applicants get filtered before a human reads their resume. See if yours makes the cut.
How to Apply on Ashby
- Ashby is a fast modern ATS — most applications take under 3 minutes.
- The resume parser is strong; verify parsed experience dates and job titles.
- Custom screening questions are often scored algorithmically — answer completely.
- Location field affects geo-based screening; use your actual metro area.
ANONYMOUS · UNFILTERED
What do employees actually say about Etched?
Real rants from real employees. Read before you apply.