Samsung

Semiconductor

DesignTechnologyCo-Optimization(DTCO)Engineer,DesignflowandMethodology

$180–180k Austin, Texas, United States FULL TIME
Market Sentiment
HIGH DEMAND

Neural analysis suggests this role is
optimal for Senior candidates.

The Brief

“Design Technology Co-Optimization (DTCO) Engineer, Design flow and Methodology at Samsung. Skills: DTCO, Design flow, Methodology development, EDA tools. Develop CAD flows for custom design. Push PPA envelope on aggressive designs”

What You'll Achieve.

Maximize Samsung LSI’s product benefits; Unlock new technology potential; Scale quickly

Industry & Context.

Semiconductor
Problems you'll solve

Problem solver; Solving CAD and design methodology-related challenges; Deduce information from large data sets

Eligibility Requirements

Ability to access information subject to U. S. export control restrictions, Eligible to receive a government authorization to access export-controlled information, Not disclose to Samsung, or induce Samsung to use, any confidential or proprietary information (including trade secrets) belonging to any current or previous employer or other person or entity

What They're Looking For.

Must Have

Bachelor's Degree in Computer Science/Engineering, 10+ years of custom design tools and methodology development experience, 10+ years of experience with industry standard automated design tools for synthesis, place and route, EM/IR analysis, static timing analysis and/or physical verification, 10+ years of experience working with Cadence Innovus and/or Synopsys Fusion Compiler and reference flows, Experience with PPA analysis across standard cell library, memory compiler, interconnect stack options and block-level PPA evaluation, knowledge of CMOS fundamentals, device physics, device-technology interactions, scaling trends, and design and implementation challenges at advanced technology nodes, Experience working with batch run oriented environments for design space exploration and high throughput, skills with scripting/programming languages like Tcl, Perl, Python, data analysis skills to analyze and deduce information from large data sets and apply the learnings to other scenarios, Ability to access information subject to U. S. export control restrictions, Eligible to receive a government authorization to access export-controlled information

Nice to Have

Experience working with foundries, Experience in improving productivity, efficiency and/or quality of results through machine-learning (ML) practices

What You'll Do.

Develop CAD flows for custom design

Push PPA envelope on aggressive designs

Achieve low-power and high-performance goals

Solve CAD and design methodology challenges

Create analysis methodologies and metrics

Drive collaboration with IP development teams

and methodology changes are consumable

Meet or exceed product KPIs

How You'll Work.

Team & Collaboration

Drive collaboration with IP development teams; Work effectively with various stakeholders; Proactively drive collaboration with cross-functional teams; Engage with Foundry partners; Drive Foundry/EDA/Foundation IP (FIP)-Development; Part of a diverse global task force with a cross-functional scope

Communication Scope

Clear and precise communication skills for technical requirements and specifications

Process & Methodology

Maintain thorough documentation, Publish results, Fulfill project management needs

Full Job Description

**Position Summary** Samsung, a world leader in advanced semiconductor technology, is founded on a simple philosophy – the endless pursuit of excellence will create a better world for all. At Samsung Austin Research and Development Center (SARC) and Advanced Computing Lab (ACL), we are building a center of excellence for Intellectual Property (IP) that is applied to high-performance computing devices (mobile, automotive, and other custom market segments) consumed by millions of people around the world. Come build with us! **Role and Responsibilities** You will join our growing Global Advanced Technology Enablement team that is specialized in driving technology development across Samsung System LSI business. We engage with Foundry partners from the very early phase to thoroughly explore target technology for next-generation SoC products. As a highly experienced DTCO engineer, you will help propel Samsung SARC/ACL’s innovation forward by building highly efficient design and analysis flows and methodologies for DTCO. With strong expertise in digital design flows spanning synthesis, PnR, EM/IR, STA, PV and large-design space exploration, you will drive collaboration with the IP development teams to ensure process technology, design rule, standard cell design and design methodology changes are consumable throughout the product development cycle to meet or exceed product key performance indicators. * You are an innovator. You are skilled at developing CAD flows for custom design with a mindset to continuously push the PPA (power/performance/area) envelope on aggressive designs with a high level of automation for DTCO needs. * You have a curious mindset and thrive on navigating the unknown through innovation and continuous learning. You will explore a methodology to achieve low-power and high-performance goals for Samsung-specific SOC design styles. * You have expertise in one or many technical areas, including concepts of logic/physical synthesis, automated place and rout

Free ATS check

Applying for this Design Technology Co-Optimization (DTCO) Engineer, Design flow and Methodology role?

Most applicants get filtered before a human reads their resume. See if yours makes the cut.

How to Apply on Workday

  • Workday has a multi-step form — save your progress after every section.
  • "Apply With LinkedIn" can fail or lose data; manual entry is more reliable.
  • Watch for the "Submit for Review" final step — hitting "Save" alone does not submit.
  • Job requisition numbers are useful when following up with HR by email.

ANONYMOUS · UNFILTERED

What do employees actually say about Samsung?

Real rants from real employees. Read before you apply.

Read Company Rants →